BACK

Digital Design Engineer IV

Menlo Park
,
California
Hardware Engineering
Published:
January 14, 2021
Job ID:
87917
Remote Work Option:
Yes

ABOUT THIS FEATURED OPPORTUNITY:
We’re looking for an experienced and self-motivated
Digital Design Engineer IV to implement custom logic in ASIC for AR/VR products and in FPGA for prototyping and research. Primary language is SystemVerilog with some HLS where it is effective. Areas of interests include Graphics, Audio or Compression.

THE OPPORTUNITY FOR YOU
Implement and deliver verified RTL blocks based on architectural and micro-architectural requirements.
· Contribute to the architectural and micro-architectural requirements.
· Support the Digital Verification, Physical Design, and Firmware teams to ensure correctness of the delivered RTL.
· Respond to issues found by engineers running the Lint, CDC, STA, Synthesis, and LEC tools.
· Support handoff of RTL blocks to prototyping engineers for integrating the delivered RTL into FPGA platforms.


KEY SUCCESS FACTORS:
· History of successful tape out of several ASIC releases using SystemVerilog RTL coding (Additional FPGA experience is a plus).
· Experience with closing timing and meeting power consumption goals in large designs in advanced technology nodes (sub-10nm geometries is a plus).
· Scripting language experience such as Python, Perl, TCL, etc. (Python is a plus).
· Debugging experience in simulation, emulation, and system bring-up in collaboration with Verification, Emulation, Physical Design, Firmware teams, etc.

· Bachelor's degree in Electrical or Computer Engineering, with 5 years of relevant ASIC digital design experience

LINKEDIN JOB TAG:
#LI-SB4

Apply for “Sr. Java Engineer” position

Apply for “Sr. Java Engineer” position

Thank you! Your submission has been received!
Oops! Something went wrong while submitting the form.

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse varius enim in eros elementum tristique. Duis cursus, mi quis viverra ornare, eros dolor interdum nulla, ut commodo diam libero vitae erat. Aenean faucibus nibh et justo cursus id rutrum lorem imperdiet. Nunc ut sem vitae risus tristique posuere.